


Electronics Device and Circuits

Published By:



ISBN: 978-93-94342-39-2

Mobile App: Physics Wallah (Available on Play Store)



Website: www.pw.live

Email: support@pw.live

Rights

All rights will be reserved by Publisher. No part of this book may be used or reproduced in any manner whatsoever without the written permission from author or publisher.

In the interest of student's community:

Circulation of soft copy of Book(s) in PDF or other equivalent format(s) through any social media channels, emails, etc. or any other channels through mobiles, laptops or desktop is a criminal offence. Anybody circulating, downloading, storing, soft copy of the book on his device(s) is in breach of Copyright Act. Further Photocopying of this book or any of its material is also illegal. Do not download or forward in case you come across any such soft copy material.

Disclaimer

A team of PW experts and faculties with an understanding of the subject has worked hard for the books.

While the author and publisher have used their best efforts in preparing these books. The content has been checked for accuracy. As the book is intended for educational purposes, the author shall not be responsible for any errors contained in the book.

The publication is designed to provide accurate and authoritative information with regard to the subject matter covered.

This book and the individual contribution contained in it are protected under copyright by the publisher.

(This Module shall only be Used for Educational Purpose.)

ELECTRONIC DEVICES

INDEX

1.	Semiconductor Device Physics	6.1 - 6.15
2.	Compensated Semiconductors	6.16 - 6.20
3.	Fermi Levels and Heat Measurement	6.21 – 6.28
4.	PN Junction	6.29 – 6.39
5.	Special Diodes	6.40 – 6.48
6.	Opto-Electronics and Quasi Fermi Levels	6.49 – 6.52
7.	Bipolar Junction Transistor	6.53 – 6.61
8.	MOS Capacitor	6.62 – 170
9.	MOSFET (Metal Oxide Semiconductor Field Effect Transistor)	6.71 – 6.78

GATE-O-PEDIA ELECTRONICS & COMMUNICATION HANDBOOK



SEMICONDUCTOR DEVICE PHYSICS

1.1. Introduction

1.1.1. Energy Gap

Difference between the lower energy level of conduction band E_c and upper energy level of valence band E_v .


$$E_{\rm G} = E_{\rm Go} - B_0 T \text{ eV}$$

Where, E_{Go} = Energy Gap at 0K

 E_G = Energy Gap at T = TK

 B_0 = Material constant (eV/K)

T = Temperature in Kelvin



- \bullet $\;$ Energy Gap decrease with increase in the temperature i.e. $\left|E_{_{G}} \propto \frac{1}{Temp}\right|$
- For Si Energy Gap is $E_{G(T)} = 1.21 3.6 \times 10^{-4} T$
- For Ge Energy Gap is $E_{G(T)} = 0.785 2.23 \times 10^{-4} T$

1.1.2. Conductivity

- The current carrying capacity of any material is defined as its conductivity.
- It is the reciprocal of resistivity Unit :- $\frac{1}{\Omega cm} \rightarrow \frac{\mho}{cm}$
- Conductivity denotes current carrying capacity of material or device

Conductivity = carrier conc.
$$\times$$
 charge \times mobility

- Conductivity depends on carrier conc, charge and mobility.
- For metal :- $\sigma = nq\mu_n$
- In metal conductivity decrease with increase in temperature.
- In metals as temperature increase, mobility of charge carrier decrease and therefor conductivity decreases.



For semiconductor:

$$\sigma = nq\mu_n + pq\mu_p$$

- In semiconductor, conductivity increases with increase in temperature.
- In a semiconductor, conductivity mainly depends on carrier concentration.
- Semiconductor means by default it is intrinsic semiconductor

1.1.3. Effective Mass

- The effective mass is a quantity that is used to simplify band structure by modeling the behavior of a free particle with the mass.
- Effective mass takes into account the particle mass & also effects due to internal forces
- Consider an electron in an atom

$$\label{eq:ftotal} \boxed{\vec{F}_{total} = F_{ext} + F_{internal}} \quad \text{where,}$$

$$F_{\text{ext}} = m * a$$

and Finternal is due to scattering of charges in the structure

• The effective mass is parameter that relates the quantum mechanism results to the classical force equation

$$\frac{1}{h^2} \frac{d^2 E}{d K^2} = \frac{2C_1}{h^2} = \frac{1}{m^*}$$


Where, \hbar , is plank's constant


K is wave number

 C_1 , is constant

 m^* is effective mass

• Higher the energy lower will be the effective mass





Where, $mp^* = effective mass of hole$

$$mp* = \left(m_{lp}^{3/2} + m_{np}^{3/2}\right)^{2/3}$$

mlp = effective mass of light hole

mnp = effective mass of heavy hole

For Si: $mlp = 0.16 m_0$, $mnp = 0.49 m_0$




1.1.3. Energy Band Diagrams

Conductors:


- All metals are very good conductors of current so they allow high flow of current through them.
- In metal current is only due to electrons i.e. metals are unipolar
- In metals free electron conc is independent of temperature

Where CB = conduction Band and

VB = valance Band




• At 300 K:



• When temperature is increased then over lapping of CB & VB also increase but there is free carrier concentration available in CB. Hence conductors have Finite amount of conductivity at 300K.

Semi-conductors:

- In semiconductor, the energy gap is small i.e., $E_G \rightarrow 0.7 \text{eV}$ to 1.5eV
- At T = 0K free carrier conc. are zero there by conduction band is empty hence conductivity is zero.



- All semiconductors are insulators at 0K.
- At T = 300 K, some covalent bonds are broken & free carriers are generated in CB & holes in VB.
 So, semiconductor has finite amount of conductivity at T = 300 K.

$$E_{_{G}} \propto \frac{1}{\text{temp}}$$


 $\begin{array}{c} CB \longrightarrow e^{-} \\ OO \longrightarrow OO \end{array}$

• Common semiconductor elements are Si, Ge



1.3.4. Insulator

- Due to larger energy gap insulator requires high energy to produce conductivity.
- EG required is larger
- For ideal insulator conductivity (σ) is zero



1.3.5. Mobility: (μ)

• Moving ability of the charge carriers is called as mobility

$$\mu = \frac{V_d}{\vec{E}}$$

where ,
$$V_d^{}=$$
 drift velocity

And
$$\vec{E}$$
 = field intensity

Unit of
$$\mu = cm^2/V sec$$


$$e^{-}$$
 mobility $\,\mu_{n}\!=\,3800\;cm^{2}\,/\,V$ sec for Ge

$$1300 \text{ cm}^2 / \text{V sec for Si}$$

Hole mobility
$$\mu_p = 1800 \text{cm}^2 / V \text{ sec for Ge}$$

$$500\ cm^2\,/\,V$$
 sec $\,$ for Si

- e⁻ mobility is always greater then hole mobility so e⁻'s can travel faster.
- Variation of Mobility w.r.t temperature:
- Impurity scattering takes place till 300 K due to which carriers are generated and the carrier starts moving then drift velocity increases due to which mobility increases.
- Lattice scattering takes place at temp larger than 300 K. In which no. of collisions in e⁻ s generated increases & relaxation time decrease due to which mobility decreases.




$$\bullet \quad \text{ In general } \boxed{\mu \propto T^{-m}}$$


In Ge,
$$m = 1.66$$
 for e^- and $m = 2.33$ for hole
In Si. $m = 2.5$ for e^- and $m = 2.7$ for hole

- Variation of drift velocity w.r.t \vec{E} field :-
- Here V_d (drift velocity) increases linearly then sublinearly then enters into saturation region.





• Variation of mobility w.r.t \vec{E} field :



• For small field Region: $E\uparrow \rightarrow Vd\uparrow$ (linearly)

$$\uparrow V_d = \mu E \uparrow$$

 $\mu = constant$

- Mobility for charge carriers will remain constant
- Drift velocity linearly increases with the field (\vec{E})
- For medium field region drift velocity (V_d) increases sublinearly and mobility decreases slowly

• For high field region drift velocity (V_d) remain constant and mobility decreases as increase of electric field intensity.

$$Constant \rightarrow \boxed{V_d = \downarrow \mu E \uparrow}$$

1.3.6. Electric field along the length of SC bar :-

$$SC - bar$$

$$x = 0 x = l$$

• If length of semiconductor bar is ℓ and applying voltage V then,

$$V_{(x)} = V\left(1 - \frac{x}{l}\right)$$

And

$$\overrightarrow{E} = \frac{V}{\ell}$$

Current:

• The rate of flow of charge is called current.

$$I = \frac{dQ}{dt}$$

$$I = nqV_dA$$

where, $n \rightarrow \text{no.}$ of charge carrier per unit volume (carrier conc)

 $V_d \rightarrow \text{drift velocity}$

q = charge

A = Area

1.3.7. Variation of Conductivity w.r.t Temperature

Metal:

• The carrier conc is independent of temp but generally mobility decreases with increase in temp. so conductivity decreases.

$$T \uparrow \rightarrow \mu \downarrow$$

$$T \uparrow \rightarrow \sigma \downarrow$$

Semiconductors:

• In semiconductor as temperature increases, then free e⁻ concentration in CB & hole conc in VB ↑es by large amount and mobility of e⁻ & holes decreases wrt temperature by smaller amount. Thus overall the conductivity of SC increases with increases in temperature.

$$\uparrow \sigma = \uparrow nq\mu_n + \uparrow pq\mu_p$$

1.3.8. Resistivity : $\rho(\Omega - m)$

• It is the ability of material to resist the current that passes through it.

$$\rho = \frac{1}{\sigma}$$

• For metal :

$$\rho = \frac{1}{nq\mu_n}$$

• For semiconductors


$$\rho = \frac{1}{nq\mu_n + pq\mu_p}$$

Resistance: (R)

$$R = \rho \frac{l}{A}$$

Where, $\rho = \text{Resistivity}$





- For metal: As increases of temp mobility decreases and Resistivity increases thus overall Resistance increases.
- For semiconductor: As increases of temp carrier concentration increases and mobility decreases thus overall resistance decreases.

1.2. Carrier Transport Phenomenon

1.2.1. Drift

- The migration of charge carrier under the influence of external forces which is electric field intensity is called as drift.
- Drift is not natural, It always requires external force.

Diffusion:

- The migration of charge carrier from their higher concentration to lower concentration is called diffusion.
- It is natural process no needs of external forces.
- It occurs due to the concentration gradient.

Drift current Density :- (J_d)

$$J_d = \sigma E$$

• For metal: In metal drift current density in only due to e's

$$J_d = nq\mu_n E$$

• For semiconductor: In SC drift current density is due to both electrons as well as concentration of holes

$$J_d = nq\mu_n E + pq\mu_p E$$

Where, n = no. of electrons present per cubic meter

p = no. of holes present per cubic meter

q = charge

Diffusion Current Density:

- The diffusion current density depends on diffusion constant or diffusivity
- Diffusion current flows only in semiconductors.
- e⁻ diffusion current density

where $D_n = e^-$ diffusivity and $\frac{dn}{dx} =$ concentration gradient of e^-

$$J_n = +qD_n \frac{dn}{dx} A / cm^2$$

Hole diffusion current density

$$J_p = -qD_p \frac{dp}{dx} A / cm^2$$

Where D_p = hole diffusivity



and

$$\frac{dp}{dx}$$
 = conc gradient of hole

Total current Density

• The total current density in a semiconductor

$$\boxed{J = J_n + J_p} A/\text{cm}^2$$

Where Jn = Jn (Diff) + Jn (Drift)

$$J_n = qD_n \frac{dn}{dx} + nq\mu_n E$$
 A/cm²

$$J_p = J_p(\text{drift}) + J_p(\text{Diff})$$

$$J_p = pq\mu_p E - qD_p \frac{dp}{dx} \text{ A/cm}^2$$

1.2.2. Einstein's Relation

• It states that the ratio of diffusivity & mobility at a particular temp is always constant

$$\frac{D}{\Pi}$$
 = constant

$$\frac{D}{\mu} = V_T$$

where V_T = thermal voltage

$$V_T = \frac{T}{11600} Volts$$

where T is temperature, at room temperature, $V_T = 25.8 \text{mV} \approx 26 \text{ mV}$

1.3. Mass Action Law

It states that, In a semiconductor under thermal equilibrium the product of electrons and holes will be always constant and is given by square of intrinsic concentration.

$$np = n_i^2$$

• This law is mainly used to calculate minority carrier conc.

For n-type semiconductor	For t-type semiconductor
$p_n = \frac{n_i^2}{n_n}$	$n_p = \frac{n_i^2}{p_p}$

Where, $n_n \Longrightarrow$ majority carrier are e-s

 $p_p \Longrightarrow$ majority carrier are holes

 $p_n \Longrightarrow$ minority carrier are holes

 $n_p = \text{minority carrier are e-s}$



Intrinsic carrier conc : (n_i)

• It is the conc. available in the pure semiconductor at a given temperature

$$n = p = n_i$$

$$n_i = \sqrt{N_c N_v} e^{-E_{Go}/2kT}$$

Intrinsic concentration in a semiconductor depends on

- (i) Temperature
- (ii) Energy Gap
- In Ge intrinsic concentration is more as compare Si due to smaller energy gap at zero kelvin

For Ge,
$$n_i = 2.5 \times 10^{13} / \text{cm}^3$$

For Si,
$$n_i = 1.5 \times 10^{10} / \text{cm}^3$$

Classification of semiconductors:

- (i) Elemental & compounded type SC
- (ii) Direct & Indirect band gap SC
- (iii) Intrinsic & Extrinsic SC

1.3.1. Recombination


• In which an e- after loosing its energy is migrated from conduction band to valence band & acquires a vacancy (hole) in a broken covalent bond & the covalent bond is reformed. This process is called Recombination.


Carrier Life Time (τ)

- It is the average lifetime of the charge carriers.
- It is the average time taken from generation to recombination.
- It is two types:
 - (i) e- carrier life time
 - (ii) hole carrier life time

Direct and Indirect bandgap SC

- In Indirect bandgap SC, during recombination most of the energy is released in the form of heat because of collision of e-s to each others.
- In direct band gap SC, during the migration, the value of K is fixed so no. of collision with another e– is very small, so most of energy released in the form of light.









1.3.2. Intrinsic & Extrinsic SC

Intrnsic SC

- Also known as pure semiconductor or natural semiconductor or non-degenerate semiconductor
- The maximum no. of valency e-s are 8



- In one covalent bond there will be two valency electron
- At 0k all valency e's are imperfect covalent bonding
- Intrinsic semiconductor will act as insulator at 0k.





- When a covalent bond is broken, it will give one e- & hole (e- will be jump from VB to CB) and because a free e- and hole will remains in the valency band.
- For intrinsic semiconductor $n = p = n_i$
- Variation in intrinsic concentration w.r.t temperature :-

$$\frac{dn_i}{dT} = \frac{1}{T} \left(\frac{E_G}{2KT} + \frac{3}{2} \right) n_i$$

For Ge at 300 K

$$\left| \frac{dn_i}{dT} = 0.076 \ n_i \text{ at } 300 \text{K} \right|_{300 \text{K}} = 7.6\% \ of \ n_i 300 \text{K}$$

Note: In Si, n_i increases approximately 8% for 1° rising temp at 300K, As well as the conductivity increases by 8% (approx.) for 1° rising temp

Instrinsic conductivity: (σ_i)

$$\sigma_i = n_i q \left(\mu_n + \mu_p\right) \sigma/cm$$

• With increases of temperature intrinsic conductivity will also increases

$$\sigma_i \propto T^{3/2}$$

Intrinsic Resistivity (ρ_i)

It is reciprocal of intrinsic conductivity

$$\rho_i = \frac{1}{\sigma_i}$$

$$\rho_i = \frac{1}{n_i q \left[\mu_n + \mu_0\right]} \Omega \text{ cm}$$

Generation of e-hole pair:

• The creation of e⁻ hole pair by Breaking of covalent bond is called generation of EHP (e- - hole pair)

Recombination:

- Pairing of free e– with hole is called as recombination
- During Recombination the free e-s holes will be lost in pair and covalent bond is created

Carrier life time:

- It is the avg lifetime of the charge carriers.
- It is the avg time taken from generation to recombination.

Doping:


- The process of adding impurities to the semiconductor is called doping
- Doping increases the carrier concentration and therefore increases the conductivity
- For an tetravalent atom, there are two types of dopants available



- (i) Trivalent dopants: $(B, Al, Ga, In) \rightarrow Valency 3$
- (ii) Pentavalent dopants: (P, As, Sn, Bi) → Valency 5

Standard Doping concentration:


- (i) Moderate Doping $\rightarrow 1 : [10^6 \text{ to } 10^8] \rightarrow P \text{ N}$
- (ii) Lightly Doped $\rightarrow 1: 10^{11} \rightarrow P^- N^-$
- (iii) Highly/Heavily doped $\rightarrow 1:10^3 \rightarrow P^+ N^+$
- A highly doped SC with $1:10^3$ doping is called degenerate SC.
- Non-degenerate SC means moderately doped SC
- The impurity atoms are added to SC are called dopants or impurity profiles



1.3.4. Extrinsic SC

(i) n-type SC

• When pentavalent impurities or donor type impurities are added in the pure SC then it is called as n-type SC At T = 0K




- DONOR energy level is a discrete energy level which is created Just below the conduction band.
- At 0K, the fifth e- of all the impurity atom will be existing in the donor energy level
- N-type semiconductor at 0K will be working as a insulator

$$5^{\text{th}} \text{ e}^- = 5 \times 10^{22} \text{ atoms/cm}^3 \times \frac{1}{10^8}$$

 $= 5 \times 10^{14} \text{ atoms/cm}^3 \text{ (for Si)}$



At T = 300 K



- As temperature increases from (0 to 300K) because of that Donor level ionization the 5th e– will be moving from donor energy level into CB and they become free e– and at the same time because of temp large no. of covalent bonds will be broken and (EHP) are generated.
- It overall results in larger e- concentration in CB & hole concentration in VB & the S.C will have finite amount of conductivity

For n-type SC, $N_A = 0$

$$n + N_A = p + N_D$$

$$n = p + N_D$$

For, n-type SC n > p

 $p = \frac{n_i^2}{N_D}$

Hence,

Where

$$n = \frac{N_D + \sqrt{N_D^2 + 4n_i^2}}{2}$$

Conductivity:-

$$\sigma = \sigma_n + \sigma_p$$

$$\sigma = nq\mu_n + pq\mu_p$$

 σ_p is very small for n-type

$$\sigma = nq\mu_n$$


If N_D is very large

$$\sigma = N_D q \mu_n$$

(ii) p-type semi-conductor:


• When trivalent impurities are added into the pure SC then the SC will become p-type





- Acceptor energy level is a discreate energy level created Just above the valence band.
- Acceptor energy level denotes energy level of all the trivalent atoms added to the pure semiconductor.
- P-type semiconductor at 0K will be work as a insulator.

At
$$T = 300 \text{ K}$$



• At 300K Acceptor level ionization takes place & some covalent bonds are broken therefore, there is finite free e⁻ concentration in CB & hole concentration in the VB so SC will have finite conductivity at 300 K For p-type SC: $-N_D = 0$



$$p = n + N_A$$

Where

$$n = \frac{ni^2}{p}$$

Hence,

$$p = \frac{N_A + \sqrt{N_A^2 + 4n_i^2}}{2}$$

• Conductivity: $\sigma = \sigma_n + \sigma_p$

Where σ_n is very small for p-type SC

$$\sigma = \sigma_p$$

$$\sigma = pq\mu_p$$

$$\sigma = N_A q \mu_p$$
 $\sigma \propto$ doping concentration

Note: Minimum conductivity of extrinsic SC,

$$\sigma_{\min} = 2qn_i \sqrt{\mu_p \mu_n}$$

Doping Ratio or Doping Profile:

It is defined as the ratio of total no. of dopant atoms & total no. of atoms (atomic density) per unit volume in an extrinsic SC.

Doping ratio =
$$\frac{\text{Doping concentration}}{\text{Atomic density}\left(\text{atoms/cm}^3\right)}$$

- $1:10^3 \rightarrow \text{High Doping}$
- $1: (10^6 \text{ to } 10^8) \rightarrow \text{Moderate doping}$
- 1: $(10^{10} \text{ to } 10^{11}) \rightarrow \text{Light doping}$

COMPENSATED SEMICONDUCTORS

2.1. Introduction

Compensated semiconductor:-

- A semiconductor in which both donor & accepter impurities are added are called compensated SC.
- If trivalent atoms are added into n-type SC or pentavalent atoms are added into the p-type SC we get compensated SC.

In an intrinsic semiconductor:-

- (i) If $N_A = N_D$ then it is general compensated semiconductor
- (ii) If $N_D > N_A$ then it is n-type compensated semiconductor

$$\boxed{p_{\rm n} = \frac{n_i^2}{n_n}} \Rightarrow \boxed{p_n = \frac{n_i^2}{N_{\rm D} - N_{\rm A}}}$$

(iii) If $N_A > N_D$ then it is p-type compensated SC

$$n_p = \frac{n_i^2}{p_p} = \frac{n_i^2}{N_A - N_D}$$

2.1.1. Procedure to calculate majority & minority concentration in the Compensated Semiconductor

(1) N-type – compensated SC

Condition – A:

• If $(N_D >> N_A)$ or $(N_D > 10 N_A)$ or $(N_D - N_A) >> n_i$ or is not given in the problem then,

minority carrier concⁿ

$$p_n = \frac{n_i^2}{n_n} \implies \frac{n_i^2}{N_D - N_A}$$

majority carrier concⁿ.

$$n_n \simeq N_D$$

Condition – B:

• If N_D is very close to n_i $N_D - N_A$ is very close to n_i

N_D is very close to N_A

then, majority carrier concⁿ. (n_n) , will be

$$n_n = \frac{N_D - N_A}{2} + \sqrt{\frac{(N_D - N_A)^2}{4} + n_i^2}$$

and minority carrier concⁿ will be



$$p_n = \frac{n_i^2}{n_n}$$

Note : Special Case: Let N_D is applied and $N_A = 0$

then

$$n_n = n = \frac{N_D}{2} + \sqrt{\frac{N_D^2}{4} + n_i^2}$$

(2) p-type compensated SC:-

Condition A:-

• If $N_A >> N_D$ or $N_A > 10 N_D$ or $(N_A - N_D) >> n_i$ or n_i is not given $p_p \simeq N_A - N_D$

$$p_p \sim N_A$$

and minority carrier concⁿ.

$$n_p = \frac{n_i^2}{p_p} = \frac{n_i^2}{N_A - N_D}$$

Condition B:-

• If N_A is very close to n_i or $(N_A - N_D)$ is very close to n_i or N_A is very close to N_D then, majority carrier concⁿ.

$$p_{p} = \frac{N_{A} - N_{D}}{2} + \sqrt{\left(\frac{N_{A} - N_{D}}{2}\right)^{2} + n_{i}^{2}}$$

Note: Special case:

If N_A is applied & $N_D = 0$

then

$$p_p = p = \frac{N_A}{2} + \sqrt{\left(\frac{N_A}{2}\right)^2 + n_i^2}$$

and

$$n_p = \frac{n_i^2}{p_p}$$

Carrier Generation & Carrier Recombination:

Generation is the process in which force electron & holes are generated and Recombination is the process in which electrons & holes are annihilated.

Carrier Generation & Carrier Recombination:


- In thermal equilibrium the concⁿ of e⁻ & hole in CB & VB respectively are time independent & mass action law holds and also Recombination process annihilates both the e⁻ & hole.
- Since the net carrier concⁿ. are independent of time in thermal equilibrium, the rate of e⁻ and hole generated & the rate of which they annihilates must be equal.
 In thermal equilibrium

$$G_{no} = G_{po} = R_{no} = R_{po}$$

Excess carrier generation & Recombination:


• When a high energy photons are incident on a SC. e⁻ in the valence band may be excited to the CB. At the same time, Q hole is also created in the VB. Thus EHP (electron – hole. pair) is generated.





Excess carrier Generation

where gn' = excess e generation rate gp' = excess hole generation rate



Excess carrier recombination Rn' = Rp'

Where, Rn', $Rp' \rightarrow Excess e^- \& hole recombination rate$

Case – I : Source applied for – ∞ to 0

The net rate of change of e⁻ concentration.

$$\frac{d \Delta n(t)}{dt} = D_n \frac{d^2 \Delta n}{dx^2} - \frac{\Delta n}{\tau_n} + G_L$$

Approximation

(i)
$$p_o \gg n_o$$

then,

$$\Delta_n(t) = \Delta_n(o) e^{-t/\tau n_o}$$

For n-type, excess minority carrier concentration.

$$\Delta_p(t) = \Delta_n(o) e^{-t/\tau p_o}$$

where, τ_{no} , $\tau_{po} \rightarrow excess$ lifetime of e^- & hole.

Recombination rate of excess carrier:

- Recombination rate of excess carrier is equals to negative of net rate of change of excess carrier.
- For p-type,

$$R_n' = \frac{\Delta n(t)}{\tau_n} = R_p$$

• For n-type,

$$R_n' = R_p' = \frac{\Delta p(t)}{\tau_p}$$

Case – II:

Consider a homogenous n-type SC with zero applied electric field, assume that for t < 0 the SC is in thermal equilibrium & that for t > 0, a uniform generation rate exist in the crystal.




$$\Delta p(t) = g' \tau_{po} (1 - e^{-t/\tau_{po}})$$

$$\Delta p(t)/\max = \Delta p(\infty)$$

$$\Delta p(t) \mid \max = g' \tau_{po}$$
for p-type,
$$\Delta n(t) = g' \tau_{no} \left[1 - e^{-t/\tau_{no}} \right]$$

Case – III: Excess minority carrier concentration with length.

• In this we generate excess carrier at x = 0 so for x < 0 & x > 0 It will be decayed (diffused).



• For at any 'x' excess minority carrier concentration.


Let
$$n$$
-type :-
$$\Delta p(x) = \Delta p(o) \ e^{-\frac{x}{Lp}} \quad \text{For } (x \ge 0)$$
 where, $L_p \to \text{diffusion length for hole}$ for $x < 0$
$$\Delta p(x) = \Delta p(o) \ e^{x/Lp}$$
 Let p-type
$$\Delta n(x) = \Delta n(o) \ e^{-x/Ln} \quad \text{for } (x \ge 0)$$

$$\Delta n(x) = \Delta n(o) \ e^{x/Ln} \quad \text{for } (x < 0)$$

where $L_n \rightarrow \text{diffusion length for e}^-$

Case - II: Dielectric Relaxation time constant:-

• Consider a n-type S.C & let ΔP holes are injected in a portion of that n-type SC. Now we want to find behaviour of those injected excess holes inside the S.C.




Relation time constant for dielectric



Continuity Equation:

- Continuity equation describes the distribution of electrons and holes when there is excess carrier generation, recombination and carrier movement.
- As per law of conservation of charge, rate of charge of number of e⁻ inside the semiconductors is equal to no of e⁻ entering per second minus no. of e⁻ leaving per second plus no. of e⁻ generated for second by generation process minus no. of electrons lost per second by recombination process.
- Consider a volume in which carrier flux into/out of



Continuity equation.

 \Rightarrow

• The minority carrier diffusion equations are derived from the continuity equation,

$$\frac{\partial \Delta n_p}{\partial t} = D_n \frac{\partial^2 \Delta n_p}{\partial x^2} - R_n + G_L$$

$$\frac{\partial \Delta p_n}{\partial t} = D_p \frac{\partial^2 \Delta p_n}{\partial x^2} - R_p + G_L$$



3

FERMI LEVELS AND HEAT MEASUREMENT

3.1. Fermi Characteristic

(a) Fermi-Dirac Distribution: f(E)

$$f(E) = \frac{1}{1 + e^{\frac{E - E_F}{KT}}}$$

Where,

 $E = \text{Energy possessed by the } e^- \text{ in eV}$

K = Boltzmann constant

 E_F = Fermi energy level

- Indicates the probability of existing e⁻ in a given energy state
- It is also called as fermi Dirac probability function
- At T = 0 K

(i) $E > E_F$, $f(E) = \frac{1}{1 + e^{+\infty}} = \frac{1}{1 + \infty} = 0$, this indicates no e^- are available in the SC with energy $E > E_f$

(ii)
$$E < E_F$$
, $f(E) = \frac{1}{1 + e^{-\infty}} = \frac{1}{1 + 0} = 1$

Here probability is 1 it indicates at T = 0 K, elements are available in the semiconductor with energies $E < E_f$

• At $T \neq 0$ K

$$E = E_F$$
, $f(E) = \frac{1}{1 + e^0} = \frac{1}{2}$ or 50%

- Fermi level is the characteristic level with 50% probability of being filled if no forbidden band exist
- For metal f(E) will be 1
- For SC if probability of e^- existing f(E) then probability of hole existing in SC will be [1 f(E)]

(b) Fermi Energy (E_F)

• Fermi energy is defined as the maximum energy possessed by the e⁻ at 0K

 $E_F = \text{Max kinetic Energy}$

$$E_F = \frac{1}{2} m v_{\text{max}}^2$$

Where, $m = \text{rest mass of e}^- = 9.1 \times 10^{-31} \text{ kg}$

and

$$V_{max} = \sqrt{\frac{2E_F}{m}} \text{ m/s}$$

• Fermi energy is also defined as the energy possessed by fastest moving e⁻ at 0K



Fermi Energy Level in Intrinsic semiconductor (E_{Fi})

In Intrinsic SC,

$$n = p = n_i$$

Where.

$$n = N_c \cdot e \frac{-\left(E_c - E_{Fi}\right)}{KT}$$

$$p = N_{v} \cdot e^{\frac{-(E_{Fi} - E_{v})}{KT}}$$

$$N_c \cdot e^{-\left(E_c - E_{Fi}\right)} = N_v \cdot e^{-\left(E_{Fi} - E_v\right)}$$

by solving

$$E_{Fi} = \frac{E_c + E_v}{2} + \frac{KT}{2} \ln \left(\frac{N_v}{N_c} \right)$$

Where
$$\frac{E_c + E_v}{2} = E_{\text{midgap}}$$

and

$$N_v \propto (m_p *)^{3/2}$$

$$N_c \propto (m_n^*)^{3/2}$$

$$E_{Fi} = E_{\text{midgap}} + \frac{3}{4} KT \ln \left(\frac{m_p *}{m_n *} \right)$$

- If $m_p^* = m_n^*$ then $E_{Fi} = E_{midgap}$, Intrinsic fermi energy level lies at the midgap
- If $m_p^* > m_n^*$ then $E_{Fi} > E_{midgap}$, E_{fi} lies just above midgap
- If $m_p^* < m_n^*$ then $E_{Fi} < E_{midgap}$, E_{fi} lies just below the midgap

Effect of Temperature:

1. AT T = 0 K, In intrinsic SC at 0 K, fermi level is existing at the centre of energy gap

$$E_F = \frac{E_c + E_c}{2}$$

Note: Fermi level will be exactly at the centre of energy gap




(ii)
$$N_c = N_v$$

(iii) At
$$T = 0 K$$

2. AT T = 300 K, In intrinsic semiconductor at room temperature, the fermi level will be passing through centre of energy gap.

$$E_F = \frac{E_c + E_v}{2} - \frac{KT}{2} \log_e \left(\frac{N_c}{N_v} \right)$$


here e conc. = hole conc.





In n-type SC : $n \simeq N_D$

$$\mathbf{n} \simeq \mathbf{N_D} = \mathbf{N_c} \cdot e^{-\frac{\left(E_c - E_{Fn}\right)}{KT}}$$






$$E_{Fn} - Ec = KT \ln \left(\frac{N_D}{N_C} \right)$$

- It indicates the position of fermi level below the conduction band
- In n-type semiconductor, fermi level is a function of temperature and doping conc.

Effect of Temperature:

- (i) At T = 0 K, $E_F = E_c$ E_f is coincides with the edge of conduction band.
- ⇒ Donor energy level is always nearer to conduction band as compare to centre



- (ii) At T = 300 K
- At room temperature, in n-type semiconductor fermi level exist just below CB Energy level
- At T = 0 K

Semiconductor is non-degenerated i.e. $(N_D < N_C)$

Here $E_{Fn} < E_c$, means fermi level lies below CB

If semiconductor is degenerate, i.e. $(N_D > N_C)$ here $E_{Fn} > E_c$, mean fermi level lies in conduction band.

(e) Effect of Doping:

- Shift in position of E_F due to Doping
- Shift in position of E_F w.r.t to E_{Fi}

$$\phi_n$$
 (Shift) = $+KT \ell n \frac{N_D}{n_i} eV$

(f) Fermi -Energy level in p-type semiconductor (E_{Fp})


• on p-type SC, $p \approx N_A$

$$p = N_A = N_v e^{\frac{-(E_{Fp} - E_v)}{KT}}$$

$$E_{Fp} = E_v + KT \ell n \frac{N_v}{N_A}$$

- It indicates the position of fermi level above the valence band in the p-type semiconductor
- Fermi level is a function of temperature and doping
- At T = 0 K, $E_{Fp} = E_v$, E_{Fp} coincides with the edge of VB
- \rightarrow At 0 K, carrier conc. Are zero and therefore $\sigma = 0$, so p-type SC at 0 K behave as insulator.





• At T = 300 K:

 $E_{Fp} = E_v + KT \log_e \frac{N_v}{N_A}$, In p-type semiconductor at 300 K fermi level exist just above the accepter energy level

at T > 0 K, if $N_A < N_v$ means $E_{Fp} > E_v$ here fermi energy level lies above VB (Non degenerated SC)

If $N_A > N_v$ means $E_{Fp} < E_v$ (generated SC)

Here fermi energy level lies above VB.

Effect of Doping:

- In p-type semiconductor as doping (N_A) increases then E_F moves towards the VB.
- As E_F moves away from the centre energy gap so σ increases with doping
- Shift in the position of E_F due to doping

Shift =
$$-KT \ell n \frac{N_A}{n_i} \text{ eV}$$


(g) Effect on fermi level when two different SC brought together:

In thermal equilibrium, the fermi energy level is constant through the system

Consider a S·C A Whose e^{Θ} are distributes in the energy state of an allowed band.

Empty state E_{E_A} Occupied state


Consider a S·C B Whose e^{Θ} are distributes are the energy state of an allowed band.



CB

- It there two material are brought togethers into intimate contact then the e^{Θ} in *n*-type system will tend to seek the lowest possible energy level.
- In those above case, e[⊕] will flow from material A to lowest energy state
 of material and until thermal equilibrium reach.
- Thermal equilibrium is only reached when distribution of electron is a function of energy is same in both material. It occour when fermi level will equal in both system


Let $E_{\text{FA}} > E_{\text{FB}}$, In thermal equilibrium






3.2. Hall Effect

It states that if a specimen (metal or SC) currying the current I is placed in transverse magnetic field and an electric field intensity E is induces in perpendicular direction of both 'I' and 'B'



where, w = width of specimen d = height of specimen $\text{current in } X - \text{direction} \Longrightarrow I_X$ Magnetic field in $Z - \text{direction} = B_Z$ Field intensity in $Y - \text{direction} = E_Y$

- The specimen must be square shape or rectangular shape.
- From the hall effect we can identify.
 - I. Whether the given specimen is a metal or SC (n-type or P-type)
 - II. The carrier concern in the specimen.
 - III. The mobility of charge caries.
 - IV. Magnetic field intensity 'H'
 - V. To measure the signal power in the electromagnetic wave.



- Hall voltage is induced voltage.
- Electric field intensity.

$$|E| = \frac{|V_H|}{d}$$
 V/m



Hall voltage V_H:

$$V_H = Ed$$
 volt

$$V_H = \frac{BI}{\rho w}$$

where, ρ is charge density.

$$\frac{1}{\rho} = R_H$$

where, R_H is hall coefficient.

$$V_H = \frac{BI \, R_H}{W} \, volt$$

Where, $B \rightarrow$ applied magnetic field

 $W \rightarrow width of specimen$

• By hall experiment, mobility is given by

$$\mu = \frac{8}{3\pi} \sigma R_H$$

Where, $\mu = mobility$ of charge carriers

 σ = conductivity of metrical

Application:

I. Magnetic field meter.

II. Hall effect multiplier.

Hall voltage depends upon carrier concentration:

In metal, $V_H = -ve$

In n-type semiconductor, $V_H = -ve$

In P-type semiconductor, $V_H = +ve$

For intrinsic semiconductor, $V_H = 0$

Note : Charge density (ρ) = charge × carrier conc. C/m³

Hall coefficient (R_H):

$$R_H = \frac{1}{\rho} = \frac{1}{\text{charge} \times \text{carrier conc.}} m^3 / c$$

• In metal and n-type semiconductor $R_H = -ve$

• In p-type SC, $R_H = +ve$

• In intrinsic SC, R_H is very large

• In intrinsic semiconductor carrier concentration are very small and so Hall coefficient will by very large

 $\mu = \sigma R_H$

So, $R_H \propto \frac{\mu}{\sigma}$

Since, $V_H \propto R_H$



Since,


$$V_H \propto \frac{1}{\sigma}$$

- In metal V_H is small because of in metal σ is very large.
- In semiconductor V_H is large because of semiconductor σ is small.
- In extrinsic SC, R_H is independent of temperature.

$$R_H = \frac{1}{q \times \text{carrier concentration}}$$


- $R_H = \frac{V_H W}{BI}$, since all parameter are constant so, hall coefficient is independent of temperature.
- $R_H = \frac{\mu}{\sigma}$, in intrinsic semiconductor, hall coefficient decreases with in temperature.
- $R_H = \frac{1}{q \times corrier\ conc}$, As in intrinsic semiconductor for carrier conc. increases with temperature so R_H decreases with temperature.

Hall coefficient (R_H):



• Increases of intrinsic SC, current will be produces by both e⁻ and holes because of no majority and minority. Increase of intrinsic SC due to which both change carrier will have magnetic force in (-gy) dissection deposited on bottom surface.

For n-type SC:




• For n-type SC bottom plate will be positively charge.



Half angle:

• Hall angle is defined as the angle made by the resultant \vec{E} field with applied \vec{F} field.



$$\tan(\theta_H) = \frac{E_H}{E_{applied}}$$

$$E_H = \frac{V_H}{d}, J = \frac{I}{A} = E_{applied}.\sigma$$

So,

$$E_{applied} = \frac{I}{\sigma A}$$

$$\tan(\theta_H) = \frac{VH}{d.I} \times \sigma \times A$$

$$\tan(\theta_H) = \frac{R_H.IB \times \sigma A}{w.d \times I}$$

$$\tan(\theta_H) = R_H \times B \times \frac{\mu}{R_H}$$


$$\theta_H = \tan^{-1}(B\mu)$$

PN JUNCTION

4.1. PN Junction

(a) PN Junction

- A pn junction can be formed only when a bonding force is created in between p type and n type semiconductor
- Modern diodes are fabricated with using any one of the following methods
 - (a) Alloy junction method
 - (b) Diffusion method
 - (c) Grown junction technique
 - (d) Epitaxial method





For Ge diode,

$$V_0 = 0.1 \text{ v to } 0.5 \text{ V}$$

Typical value – 0.2 V


For Si diode, $V_0 = 0.6 \text{ v}$ to 0.98 v and typical value = 0.7 v

- Depletion layer is called as space charge region or transition region
- Depletion layer is created due to diffusion of majority carrier across junction
- In depletion layer mobile charge carrier are zero and contains immobile charge carrier
- Contains large no. of covalent bonds & Ions
- Depletion layer consist of (-ve) charges and positive charges on either side of the junction
- Depletion region not oppose minority carrier in crossing the junction

$$w \propto \frac{1}{\sqrt{\text{Doping concentration}}}$$

Where, w is width of depletion region

- By increasing doping concentration on both sides of the p-n junction or on one side of the junction, the width of depletion region will be reduced
- In Pn junction, v_0 is
 - Contact potential
 - o Barrier potential
 - o Diffusion voltage
 - o Built in voltage
- In any type of PN junction field intensity is always directed from n side to p side
- In pn junction field intensity is always maximum at the junction



Equation for width of depletion layer (ω)

$$w = \sqrt{\frac{2\varepsilon}{q} \left(\frac{1}{N_A} + \frac{1}{N_D} \right) v_0}$$

Where,

$$\varepsilon = \text{permittivity in F/m} \Rightarrow (\varepsilon = \varepsilon_0 \varepsilon_r)$$

 ε_0 = permittivity in free space

And

 $\varepsilon_r = Absolute permittivity$


Note:
$$\epsilon_0=8.84\times 10^{-12} F/m$$

$$\epsilon_r(Si)=11.7, \, \epsilon_r(Ge)=16$$

$$\epsilon=11.7 \, \epsilon_0=8.85\times 10^{-14} \, F/cm$$



Equation for contact potential of PN junction diode




S.C. conditon

$$\begin{split} V_0 &= V_{bi} \\ V_0 &= V_T \ell n \frac{N_A N_D}{n_i^2} \end{split}$$

- Contact potential is always (+v) for p n junction diode
- Contact potential decreases with the temperature for increase in 1°C, v₀ is decrease by 2.5 mV

Equation for maximum field intensity in the p-n junction




Maximum intensity is given by poison's equation

$$\vec{E}_{max}$$
 or $E_{peak} = \frac{-q}{\epsilon} w_N N_D = -\frac{q}{\epsilon} w_p N_A$

When w_n or x_n is width of n – side depletion layer and w_p or x_p is width of p – side depletion layer

Special Case:

Assuming \vec{E} is linear with the depletion layer to calculate appproximate peak E – field intensity



$$E_{\text{max}} = \frac{-v_0}{W/2} = \frac{-2v_0}{W} \text{ v/m}$$




Equation for width of depletion layer (w):

Using
$$E_{max} = \frac{-q}{\epsilon} w_n N_D$$
 or $-\frac{q}{\epsilon} w_p N_A$


$$w_n = \frac{WN_A}{N_A + N_D} \qquad w_p = \frac{WN_D}{N_A + N_D}$$

$$w = \sqrt{\frac{2\epsilon}{q} \left(\frac{1}{N_A} + \frac{1}{N_D}\right)} v_0$$

Current components in p - n junction diode



4.2. Law of Electrical Neutrality



 $E_{ov} \rightarrow direction of external field$

$In + qA w_pN_P and -qA w_nWD_D (Coulomb)$

The charge density in the depletion region of N side and P side are $+qw_nN_D$ C/m² and $-qw_pN_A$ C/m²

 $w_p N_A = w_n N_D$ $\frac{w_p}{w_p} = \frac{N_D}{N_A}$


or,

Note:

- ullet Ratio of depletion layer width of p side & n side depends on their doping concentration called charge equality equation
- Depletion layer will penetrate more into lightly doped region
- In a p-j junction if doping concentration are 10:1 then their depletion layer will be 1:10 ratio




Energy Band diagram



Built in potential,


And Barrier energy

Reverse Bias: or blocking bias



If we apply 0 potential difference between p & N region such that the n – side is at higher potential or +ve potential as compared to p – side, then the applied bias is called as reverse bias

Under the reverse bias the width of the depletion layer is increased



Here, $(w_2 > w_1)$

Here majority carriers of p-n junction will be moving away from the junction there by the region of immobile charges \uparrow es. That width of depletion layer is increased




space charge field intensity $\Theta \Theta \oplus \Theta$

 $E_{ov} \rightarrow$ direction of external field

- Both have same direction E_s & E_{ov}
- Under RB, the barrier voltage is increase by $|V_{RB}|$

4.2.1 Space Charge width & Electric Field



Where, $\vec{E} = \vec{E}$ Field that exist in depletion region already

On space charge region

$$\vec{E}_{net} = \vec{E} + \vec{E}_{app}$$

The \vec{E} field originates from the +ve charges & terminates on – ve charges, this means the no. of +ve & –ve charge must \uparrow ses if \vec{E} field increases

 $w \uparrow$ es with an increasing reverse voltage V_R

Here,

$$V_{\text{total}} = V_{\text{bi}} + V_R$$

$$(i) \ W = \sqrt{\frac{2\epsilon}{q} \Big(V_{bi} + V_R \Big) \frac{N_A + N_D}{N_A N_D}}$$

(ii)
$$x_n = \sqrt{\frac{2\epsilon}{q} (V_{bi} + V_R) \frac{N_A}{N_D} \cdot \frac{1}{(N_A + N_D)}}$$

$$(iii) \ x_{_{P}} = \sqrt{\frac{2\epsilon}{q} \Big(V_{_{bi}} + V_{_{R}}\Big) \frac{N_{_{D}}}{N_{_{A}}} \cdot \frac{1}{\Big(N_{_{A}} + N_{_{D}}\Big)}}$$

\vec{E} field in depletion region

$$E = \frac{-qN_A}{\epsilon} [x + x_P]; -x_P \le x \le 0$$


$$E = \frac{-qN_{D}}{\varepsilon} [x_{n} - x]; 0 \le x \le x_{n}$$

$$E_{\text{max}} = \frac{-2(V_{\text{bi}} + V_{\text{R}})}{W}$$



4.3. Junction Capacitance

We have a separation of +ve & -ve changes in the depletion reason therefore a capacitance is associated with p - N junction, this capacitance is called as junction capacitance or depletion layer capacitance



$$\frac{C}{C_0} = \sqrt{\frac{1}{1 + V_R / V_{bi}}}$$

Under revers bias the current due to majority is low

- It is blocking the flow of majority carrier in R.B, so, the crossing of junction become block, hence reverse bias is also called blocking bias
- Under RB only minority carries will be falling from the barrier potential and they contribution majority carrier current (I_0)

 I_0 = thermally generated or minority carrier current or reverse saturation current or leakage current

 $I_0 = \mu A(\text{ for Ge})$

 $I_0 = nA(For Si diode)$

Highly sensitive to temp (I_0 inverse with temp. increase)

 I_0 is independent of the applied reverse bias voltage that is I_0 is saturated w.r.t applied V_{RB} and hence called saturation current I_0 is reverse current flow from n to p.

As temp increase minority carrier are generated

For 1°C increase in temp = I_0 increase by 7%




I₀ is a drift current because thus current is due to the field intensity, which is passing through junction


$$\begin{split} E_{\text{Peak}} &= \frac{-V_{\text{j}}}{w/2} = \frac{-2V_{\text{j}}}{w} \\ E_{\text{Peak}} &= \frac{2\left[V_{0} + \left|V_{\text{RB}}\right|\right]}{W} \\ W &= \frac{\epsilon}{q} \left(\frac{1}{N_{\text{A}}} + \frac{1}{N_{\text{D}}}\right) \left|E_{\text{peak}}\right| \text{ depletion width in terms of } E_{\text{Peak}} \end{split}$$

Forward Bias (FB)

When a positive potential is applied on p – side w.r.t n – side then applied bias is called as forward bias



When any type of p-n junction is forward biased limiting resistance must be connected in series with the diode, the limiting resistance and diode working as potential divider network



Forward voltage, across the diode is V_D

$$V_D \leq 0.5 \text{ V for Ge}$$

$$V_D \leq 0.9 \text{ V for Si}$$

$$V = V_R + V_D$$

$$V = I_f R_s + I_f R_f$$

Where, $I_f = diode current/forward bias current$

The majority carriers of P & n regions will be moving towards the junction and neutralize the immobile ions so that the region of immobile charges gets reduced that is width of the depletion layer is reduced

E_s and E_v are in opposite direction

Experimentally found resultant is directed from n to p.

The potential barrier is reduced by |V_d| under forward bias



$$V_i = V_0 - |V_D|$$

Case I:

 $V_D < V_0$, the diode is in forward biased and non conducting state and its is "Off state" or "zero state"

Case II:

 $V_D = V_0$, effect of Barriers is "Nullified"

Case III:

More majority carriers will be crossing the junction and the junction and the forward current is large and the forward current will be exponentially increasing with V_d.

Excess Majority Carrier in Both Side

In normal equilibrium

$$n_{p_0} = n_{n_0} e^{-\frac{V_{bi}}{V_T}} \qquad p_n = p_{p_0} e^{-V_{bi}/V_T}$$

Where,

 $n_{n_0} \rightarrow e^{-}$ concentration on n – side (majority carrier)

 $n_{p_0} \rightarrow e^{-1}$ concentration of p – side (minority carrier)

After application of forward bias, as due to barrier potential

$$n_p = n_{p_0} e^{V_0/V_T}$$
 $p_n = P_{n_0} e^{-V_0/V_T}$

 $n_p = e^-$ concentration at the edge of depletion region on p – side Where,

And

 p_n = hole concentration at the edge of depletion region on n – side

Forward Bias Current

$$I_f = Diffusion current (P to n)$$

$$I_f = Diffusion current (P to n)$$

$$I_f = I_0 \left[e^{V_d/\eta V_T} - 1 \right]$$

Where,

 V_d = voltage across diode (p to n) forward bias)

N = utility or ideality factor

 V_T = thermal voltage; KT/q

 $\eta = 1 = \text{for large currents, eq} : \text{Ge}$

 $\eta = 2 = \text{for small current}$, eq : Si

Default value of $\eta = 1$

 I_0 = Reverse saturation current (Drift current)

$$I_0 = \left\lceil \frac{AqD_pn_i^2}{L_pN_D} + \frac{AqD_nn_i^2}{L_nN_A} \right\rceil$$

$$I_{F} = I_{diff} = \frac{AqD_{p}n_{i^{2}}}{L_{p}N_{p}} \left(e^{\frac{V_{d}}{\eta v_{T}}} - 1\right) + \frac{AqD_{n}n_{i}^{2}}{L_{n}N_{A}} \left(e^{\frac{V_{d}}{\eta V_{T}}} - 1\right)$$

$$I_{diff} = I_{p diff} + I_{n Diff}$$



$$I_{\rm diff} = \frac{AqD_{\rm p}n_{\rm i}^2}{L_{\rm p}N_{\rm p}} \Big(e^{V_{\rm d}/\eta V_{\rm T}} - 1\Big) + \frac{qD_{\rm n}n_{\rm i}^2}{L_{\rm n}N_{\rm A}} \Big(e^{V_{\rm d}/\eta v_{\rm T}} - 1\Big)$$

Forward current is always independent of temperature because this current is carried by majority carrier & minority carrier concentration is always independent of temperature.


$$\begin{split} I_F &= \ I_0 \Big[e^{V_d/\eta V_T} - 1 \Big] \\ V_d &= \ \text{forward bias across } p-n \ \text{junction} \\ 0 &\leq \ V_d \leq V_{bi} \\ w &\propto \sqrt{V_{bi} - V_a} \end{split}$$

For $V_{bi} > V_a$, w will comes to be imaginary which is not possible

$$V_{_{D}} = \eta V_{_{T}} \ell n \left(\frac{I_{_{f}}}{I_{_{0}}}\right)$$

 $\frac{dV_d}{dt} = -2.5 \,\text{mV} \,/\,^{\circ}\text{C}$

VI Characteristics of p – n junction diode :



When p-n junction is reverse biased the reverse voltage must be always less than breakdown voltage of the device otherwise the diode will be destroyer

$$\begin{split} \text{Breakdown voltage} &= V_{\text{BR}} \text{ or } B_{\text{V}} \\ V_{\text{BR}} &\propto \frac{1}{\text{Doping concentration}} \\ V_{\text{BR}} &= \frac{\epsilon E^2}{2q \big(\text{Doping concentration} \big)} \end{split}$$

Cut in Voltage (V_{γ}) :

- Also called offset voltage (in FET's) or called threshold voltage (in tubes)
- Min voltage required so that the forward current just passes into diode

$$V_{\gamma}~=~0.1~v~to~0.5~v~[typical=0.2]$$
 min $V_{\gamma}~=~0.1v~or~100~mv$

cut in voltage decrease with increase in temperature

v_y reduced by 2.5 volt for 1° c increase in temperature



4.4. Small Signal Equivalent Circuit of Diode

Diode Resistance

In reverse biased : Ideally current is zero then $R=\infty$, open circuit practically $I=I_0$, R is very large In forward biased

$$\begin{split} & I_{F} = I_{0} \left[e^{\frac{V_{d}}{\eta V_{T}} - I} \right] \\ & \frac{dI_{F}}{dV_{d}} = \frac{I_{F}}{\eta V T} \quad \text{admittance of diode (g)} \\ & \frac{l}{g} = r_{f} = \frac{\eta V_{T}}{I_{F}} \quad \text{forward resistance or dynamic resistance} \end{split}$$

Diffusion Capacitance (C_D)

 C_D = Rate of change of injected minority charges w.r.t changes in forward voltage

C_D is due to a change in injected minority charge

C_D is the junction capacitance in a forward biased

$$\begin{array}{lll} C_D &=& C_j = A\epsilon/W \\ C_D & \varpropto & A \\ C_D & \varpropto & 1/W \\ C_D & \varpropto \sqrt{Doping \ concentration} \\ C_D &=& \tau \cdot g \end{array}$$

Where g = dynamic conductance or reciprocal of dynamic resistance

If
$$g = 1/r_f = I_f / \eta VT$$

Then,
$$C_D = \frac{\tau}{r_f}$$

$$C_D = \frac{\tau . I_f}{\eta v_T}$$
 forward $C_D \propto I_f$

Transition capacitance (C_T)

$$C_{T} = C_{J} = \frac{A}{\sqrt{\frac{2}{q\epsilon} \left(\frac{N_{A} + N_{D}}{N_{A}N_{D}}\right) V_{O} \left(1 + \left|\frac{V_{RB}}{V_{O}}\right|\right)}}$$

$$A \sqrt{\frac{q\epsilon N_{A}N_{D}}{2V_{O}N_{O} + N_{O}}}$$

$$C_{T} = C_{J} = \frac{A\sqrt{\frac{q\epsilon N_{A}N_{D}}{2V_{0}[N_{A} + N_{D}]}}}{\sqrt{1 + \left|\frac{V_{RB}}{V_{0}}\right|}}$$



SPECIAL DIODES

5.1. Varactor Diode

As the larger variations, in the diode capacitance. The varactor diode is always operates under reverse bias conditions. It is variable capacitance diode with linearly doped P and N regions. It is voltage variable capacitance.

$$C_T = \frac{C_{T_0}}{\left(1 + \frac{V_{RB}}{V_{bi}}\right)^{1/n}}$$


n = 2 for step graded Junction

n = 3 for lineally graded Junction.

In linearly graded junction the junction the doping profile is defined as:

$$\boxed{N_{(x)} = N_0 x}$$

For P region : $N_a(x) = N_{ao}x$ For N region : $N_d(x) = N_{do}x$



Symbol:

New for varactor diode :
$$C_T = \frac{C_{T_0}}{\left(1 + \frac{V_{RB}}{V_{bi}}\right)^{1/3}}$$


It is use in voltage-controlled oscillators (VCO), Radio frequency fitters and frequency and phase modulators. It is also use in automatic frequency control devices self-balancing of AC bridges.



5.2. Photo Diode


It converts light energy into electrical energy. Photo diode has lightly doped P and N region, so the depletion region will have slightly larger depletion width (W), The advantage of larger W is, it will absorb larger number of photons from the light energy near the junction. So that both side by minority will be created near the junction.

The falling photons will break the co-valent bonds and create minority carious of both side. Impact on the reverse bias current hence photo diode is always operates under reverse bias.



To absorbed more photons, photo sensitive material ZnS or CaS is coated over the depletion region.


In reverse bias:



I_{optical} → Current due to excess carriers generated due to optical energy. (Diffusion current)

Short Circuit Current:

As there is no reverse voltage $(I_0 = 0)$



V = IR, The voltage V start bias the PN junction as forward bias, hence current I:

$$I = I_{\text{optical}} - I_{\text{f}}$$


$$I = I_{\text{optical}} - I_{\text{o}} \left[e^{V/nV_T} - 1 \right]$$

Open Circuit Voltage:


$$I = I_{\text{optical}} - I_f = 0$$

$$V = V_{oc}$$






Characteristics:



It is a light operated switch with switching time is in μ seconds, and it is almost 1000 times faster than the normal diode.



As it converts optical energy into electrical energy, it is widely use in satellite communication as a transformer. The only disadvantage of photo diode is, it has smaller power handing capacity. lubrication of PIN photo diode, which has larger power handling capacity.



Quantum Efficiency: [Qe]

$$Q_e = \frac{\text{No. of electrons collected}}{\text{No. of incident photons}} = \frac{r_e}{r_p}$$

$$Q_e = \frac{I_{\text{optical}} \times \frac{hv}{q}}{P_0} \times 100\%$$

 P_o = incident power.

$$Q_e = R.\frac{hv}{q}$$

Responsivity: [R]

$$R = \frac{\text{output current}}{\text{incident power}} = \frac{\text{optical current}}{\text{Incident power}}$$

$$R = \frac{I_P}{P_o} = \frac{I_{optical}}{P_o}$$
 A/watt

$$R = \frac{Q_e}{\frac{hv}{q}} = \frac{qQ_e}{hv} = \frac{qQ_e\lambda}{hc}$$


3. PIN Photo Diode:


PIN diode has intrinsic region sandwiched between P and N region. Which offers high resistivity and provide larger power handling capacity.

Because of intrinsic region ideal PIN Diode does not have any PN Junction.

To create PN Junction 'I' region is replaced by lightly doped P region. Which is called as π -region or I-region is replaced by lightly doped N-region. Which is called V-region.

In this overall π region is swap out and covered by depletion region.







PVN Photon Diode:

In this overall v-region is swap out and covered by depletion region.

$$V_{RB} = V_{swap\ out}$$

Both $P\pi N$ and $P\gamma N$ diodes operate after swapping out of π and γ region in order to get larger current.


PIN diode is as faster switch than the photo diode and the switching time is in nS (nano seconds)

Due to larger power handling capacity PIN diode is used in microwave applications.

4. Solar Cell:


The working principle of solar cell is similar to the photo diodes.


Consider a PN Junction with resistive load.



This drop v will bias PN Junction, in forward bias.

$$I = I_{\text{optical}} - I_f$$






$$\begin{split} \mathbf{I} &= \mathbf{I}_{sc} - \mathbf{I}_{f} \\ V_{oc} &= \eta V_{T} \ell n \left[\frac{\mathbf{I}_{optical}}{I_{O}} + 1 \right] \\ V_{oc} &= \eta V_{T} \ell n \left[\frac{I_{sc}}{I_{O}} + 1 \right] \\ \\ V_{oc_{1}} - V_{oc_{2}} &= \eta V_{T} \ell n \left(\frac{I_{sc_{1}}}{I_{sc_{2}}} \right) = \eta V_{T} \ell n \left(\frac{J_{sc_{1}}}{J_{sc_{2}}} \right) \end{split}$$



Characteristics:



Maximum power delivered (p)

$$\boxed{P = I.V}$$

$$P = \left[I_{\text{optical}} - I_o\left(e^{V/\eta V_T} - 1\right)\right] \times V$$
For $\frac{dP}{dV} = 0$

At this, the value of V will give maximum power. That value of V and corresponding value of I is known as operating point, i.e. V_m and I_m .

Responsivity,

$$R = \frac{I_{optical}}{P_{in}} A / watt$$

Conversion efficiency: [η]

$$\eta = \frac{\text{Electrically genrated power}}{\text{Incidert optical power}}$$

$$\eta = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{I_{\text{m}} V_{m}}{P_{in}}$$

$$V_m = \frac{hv}{q}$$

$$\eta = \frac{I_{optical} \times hv}{P_{in} \times q} = R.\frac{hc}{q\lambda}$$

$$\eta = \frac{1.24 R}{\lambda (in \mu m)}$$

Fill factor: [FF]

It is the ratio of operating power and the maximum theoretical power.

$$FF = \frac{I_m V_m}{I_{sc} V_{oc}}$$

5. LED (Light Emitting Diode):

LED works on the principle of electro luminescence. It is the property by which light energy comes out due to electron hole recombination.

It always operates under forward bias, so that large recombination happen at the junction and produce light.



Light Intensity [I] \propto I_f. (forward current).


LEDs are fabricated by direct Band Gap semiconductors.


GaAs → Infrared light

GaA → Blue light


GaAsP → Red or yellow light

 $GaP \rightarrow Red or Green$





Characteristics:



$$\lambda_R > \lambda_0 > \lambda_Y > \lambda_G > \lambda_B > \lambda_I > \lambda_V$$

$$E_{gR} < E_{g0} < E_{gY} < E_{gG} < E_{gB} < E_{gI} < E_{gV} \label{eq:equation:equation:equation}$$

$$V_{biR} < V_{biO} < V_{biY} < V_{biG} < V_{biB} < V_{biI} < V_{biV} \label{eq:vbiR}$$

Also $V_r \propto V_{bi}$ Built in voltage

 V_r = Cutin voltage

 V_{bi} = Built in voltage

Internal Efficiency: $[\eta_{int}]$

$$\eta_{\text{int}} = \frac{\tau_r}{\tau}; \quad \frac{1}{\tau} = \frac{1}{\tau_r} + \frac{1}{\tau_{nr}}$$

 τ = total recombination carrier lifetime

 τ_r = Radiative recombination carrier lifetime.

 τ_{nr} = Non-radiative recombination carrier lifetime.

Internal Power: [P_{int}]

$$P_{\rm int} = \eta_{\rm int} \cdot \frac{hCI}{\lambda q}$$
 watt



Emitting Power: [P_e]

$$Pe = \frac{P_{\text{int}}.F\eta^2}{4\eta_x^2}$$

 $F \rightarrow$ Transmission factor between LED material and medium.

 $\eta \rightarrow$ Refractive index of the medium.

 $\eta_x \rightarrow \text{Refractive index of the material.}$

External power Efficiency: η_{ep}

$$\eta_{ep} = \frac{Pe}{P} \times 100\%$$

P = input Power.

Power conversion or coupling power efficiency : $[\eta_{cp}]$


$$\eta_{cp} = \frac{P_c}{P} \times 100\%$$

$$\eta_{cp} = \frac{P_c}{IV} \times 100\%$$

Zener Diode:

It is slightly highly doped diode, specially designed to operate under breakdown region.

Breakdown is a phenomena in which, large number of covalent bonds will be broken and this will change the minority carrier concentration significantly. Hence breakdown occurs in reverse bias. In forward bias only majority carriers will present and due to this breakdown is not possible in forward bias.



Breakdown are of two types:

- 1. Zener breakdown
- 2. Avalanche breakdown

Zener Breakdown

In Zener breakdown both P and N region are highly doped, due to that barrier energy will be large and depletion width will be smaller and when we applied reverse bias voltage, the \vec{E} -field in the depletion region will be increasing and at reverse bias voltage equals to the breakdown voltage, the electric field will become very large and called as critical \vec{E} -field (\vec{E}_{crit}) dut to that covalent bonds at the junction will be broken and current abruptly increases. It is negative temperature coefficient

- Zener breakdown is due to longer(E) field intensity in the depletion region
- Zener breakdown occurs at low voltages.
- When temp will increase covalent bonds will be broken current will start increasing due to that the breakdown occurs at low voltages.

$$\frac{dv_z}{dt} = \bigcirc ve \rightarrow \bigcirc ve \text{ temp. coefficient}$$

This indicates Zener breakdown is Θ ve temp. coefficient

5.3. Avalanche Breakdown

Avalanche lockdown occurs in lightly doped diode due to that the barrier is very small and depletion width will be larger due that e^{Θ} will spend more time when move for p region $\to n^-$ region and due to larger K.E. e^- will be strike on the covalent bond



will be broken and one e^{Θ} will be generated again the unmuted e^{Θ} will impact on the another covalent bond and further e^{Θ} will be generated. After impact the e^{Θ} will be migrated into the *n*-region.

Breaking of covalent bond due to impact energy in called as impact ionization which gives e^{Θ} multiplication

$$T \uparrow \rightarrow \mu \downarrow \rightarrow V_d \downarrow \rightarrow \frac{1}{2} \, \text{mV}_d^2 \downarrow$$


$$\downarrow \downarrow$$
For qVRB $\uparrow \rightarrow \frac{1}{2} \, \text{mV}_d^2 \uparrow$

when temp will increase mobility will decrease due to lattice scattering which make V_d smaller and the K.E. of e^{Θ} will be small and for breakdown of the diode equal high R.B voltage when temp (1) breakdown voltage in avalanche breakdown(↑)

$$\frac{dV_z}{dt} = \oplus ve$$

This indicates \oplus ve temp coefficient of avalanche breakdown.

Characteristics: (Zener Diode)



Dynamic resistance,

$$r_z = \frac{\Delta V_z}{\Delta I_z} \uparrow$$
 = dynamic resistance of Zener diode.

 $V_{\gamma} = 0.7 \text{ V}$ (Zener Diode is always laid of Si)

$$r_z \rightarrow \text{very small } (1\Omega - 10\Omega)$$

The min current required for a Zener diode to be operate in R.B. Region is known current


$$r_{z} = \frac{\Delta V_{z}}{\Delta I_{z}} = 0$$

$$\Rightarrow \qquad r_{z} = 0$$
If $V_{RB} < V_{z}$



Normal diode in RB

If $V_{RB} > V_z \Rightarrow$ Zener diode in Breakdown region (conducting)






6

OPTO-ELECTRONICS AND QUASI FERMI LEVELS

6.1. Opto-Electronics and Quasi Fermi Levels



When Light falls at

Junction type of sensors or bulk type of sensors then due to absorption of photon. The Covalent bonds will be broken and Electron – Hole pairs will generate. Multiple photons will generate multiple EHP's

To generate EHP

Photon energy =
$$hv$$

 $h = \text{planks constant} = 6.62 \times 10^{-34} \text{ J} - \text{sec.}$

v = frequency (Hz)

$$v = \frac{c(\text{Speed of light})}{\lambda(\text{wave length})}$$
Hz.



 $hv \ge E_g$ (energy band gap)

$$\frac{hc}{\lambda} \ge E_g$$

$$\lambda \leq \frac{hc}{E_o}$$

$$h = \frac{6.62 \times 10^{-34}}{q}$$
 ev-sec. = $\frac{6.62 \times 10^{-3}}{1.6 \times 10^{-19}}$ ev - sec

$$c = 3 \times 10^8$$
 m/sec.

$$\lambda \leq \frac{1.24}{E_a(ev)} \mu m$$

Critical wave length
$$\lambda_c = \frac{1.24}{E_g(ev)} \mu m$$

Generation rate (G_L) due to irradiation of light:

$$G_L = \frac{\text{Excess minority carrier concentration}}{\text{Minority carrier life time}}$$

When light falls equal number of e⁻ and holes will be created

Beer-Lambert Law

This states that, if light passes through the sample then some part of light will get absorbed and rest will be transmitted through the sample. This transmitted part of light depends on the absorption coefficient (α).

$$I_t = I_o e^{-\alpha t}$$

 $I_t \rightarrow \text{Transmitted Intensity}$

 $I_o \rightarrow$ Incident Intensity


 $\alpha \rightarrow \text{Absorption coefficient (cm}^{-1})$

 $t \rightarrow$ thickness of the sample

Absorbed Intensity =
$$I_o - I_t$$

Absorption coefficient (α), depends on the material and associated wavelength (λ) of light.

$$\lambda_c = \frac{1.24}{E_g(eV)} \, \mu m$$





Let n – type SC:

$$n_{no} = N_D$$

$$p_{n_0} = \frac{n_i^2}{n_{n_0}} = \frac{n_i^2}{N_D}$$

After illumination:

$$n_n~=~n_{n_0}+\Delta n_n$$

$$p_{\rm n} = p_{\rm n_0} + \Delta p_{\rm n}$$

$$\Delta n_n = \Delta p_n$$

 $\Delta n_n \to Excess~e^-\,concentration$


 $\Delta P_n \rightarrow \text{Excess hole concentration}$

$$G_{\rm L}\!=\!\frac{\Delta n_{_{n}}}{\tau_{_{P_{0}}}}\!=\!\frac{\Delta P_{_{n}}}{\tau_{_{P_{0}}}} \ m^{3}\!/\!sec \ or \ cm^{-3} \ s^{-1}$$

Before Illumination:

 $\Phi_{fn} \rightarrow Fermi$ potential for electrons

$$\phi_{\text{fn}} = \frac{KT}{q} \ell n \left(\frac{n_{\text{no}}}{n_{\text{i}}} \right) = \frac{KT}{q} \ell n \left(\frac{N_{\text{D}}}{n_{\text{i}}} \right)$$
$$q\phi_{\text{fn}} = KT \ell n \left(\frac{N_{\text{D}}}{n_{\text{i}}} \right) eV$$




 E_v

 f_n = Quasi fermi level of e⁻

 f_P = Quasi fermi level of hole

When we starts illuminating light over the semiconductor (n – type), due to EHP generation. There will be significant change in hole concentration and almost insignificant change in e^- concentration. Due to that that there will be change in Quasi fermi level of holes (f_p) and almost no change in quasi fermi levels of e^- (f_n)

After illumination:



More illumination gives more shift in F_P

$$f_n - E_i = KT \ell n \left(\frac{n_n}{n_i}\right) eV$$

$$E_{i} - f_{p} = KT \ell n \left(\frac{P_{n}}{n_{i}}\right) eV$$

 f_n and ϕ_{fn} is consider to be negative as it goes upwards than E_i (Fermi level of intrinsic) and f_p and ϕ_{FP} is consider to be positive as it goes down wards than E_i .



Similarly for P – type SC:

Before illumination:

$$p_{p0} = N_A$$

$$n_{p_0} = \frac{n_1^2}{p_{p_0}} = \frac{n_i^2}{N_A}$$

After illumination:

$$p_p = p_{p0} + \Delta p_p$$

$$n_P \ = \ n_{p0} + \Delta n_p$$

$$= n_p = \Delta p_p$$

$$G_L = \frac{\Delta n_p}{\tau_{no}} = \frac{\Delta P_p}{\tau_{no}} \text{ cm}^{-3} \text{s}^{-1}$$

Before Illumination:

Ec —

E



Æ

 $\Phi_{fP} \rightarrow$ fermi potential for holes

$$\phi_{f_P} = \frac{KT}{q} \ell n \left(\frac{P_{PO}}{n_i} \right) = \frac{KT}{q} \ell n \left(\frac{N_A}{n_i} \right)$$

$$q\phi_{f_P} = KT \ln \left(\frac{N_A}{n_i}\right) eV$$

Here due to EHP generation the change in e^- concentration will be significant and change in hole concentration will be insignificant. Hence change in f_n will be significant and f_P will be insignificant

E

______E

After illumination:

More illumination gives more shift in f_n .

$$f_n - E_i = KT \ln \left(\frac{n_P}{n_i}\right) eV$$

$$E_i - f_P = KT \ln \left(\frac{p_P}{n_i} \right) eV$$

Conductivity due to illumination:

$$\sigma_{opt} = \Delta nq\mu_n + \Delta Pq\mu_p$$
 σ/cm

Where, $\Delta n = \text{change in e}^- \text{concentration}$


 $\Delta P \rightarrow$ change in hole concentration

BIPOLAR JUNCTION TRANSISTOR

7.1. BJT (Bipolar Junction Transistor)

- Transistor is a multijunction semiconductor device that together with other circuit element is capable of current gain, voltage gain and signal power gain, therefore it is an active device whereas diode is passive device.
- The basic transition action is the control of current at one terminal by the voltage applied across other two terminal of the device.

7.1.1. Basic Structure of BJT



- BJT has 3 separately doped region and 2 p-n Junction, 3-terminal connection are emitter, base and collector.
- The width of the base region is small as compared to the minority carrier diffusion length.
- The emitter region has the largest doping concentration region and base region has the smallest.
- Bipolar Junction transistor is not a symmetrical device.


7.1.2. Basic Operation of BJT

• Forward active mode

Where, EB Junction is forward Bias

And CB junction is in reverse Bias





- Distribution of minority carriers in npn transistor in forward active mode.
- The BE junction is forward biased and CB junction is reverse biased. This configuration is called the forward active
 operating mode.
- The electron from the emitter are injected across the base-emitter junction into the base. These injected electrons create an excess concentration of minority carrier in base.
- Similarly holes from the base injected across the base-emitter junction into the emitter.
- These injected electrons and holes create an excess concentration of minority carrier in the base and emitter respectively.
- The base collector junction is reverse biased so the minority carrier electron concentration at the edge of base collector voltage and the two close enough junction are said to be interacting p-n junction.

7.3. Simplified Current Relation in BJT

(1) Collector Current:

• Assuming ideal linear electron distribution in base, then collector current can be written as diffusion current.

$$I_c = qDn \frac{dn}{dx} \cdot A_{BE}$$
$$I_c = I_s \cdot e^{V_{BE}/V_T}$$

where,

$$I_{s} = \frac{qD_{n}A_{BE}n_{BO}}{x_{B}}$$

 $A_{BE} \rightarrow Base$ emitter junction Area

 $N_{BO} \rightarrow$ Thermal equilibrium electron concentration in base region

 $x_B \rightarrow Neutral$ base width (not considering space charge region)

(2) Emitter Current:

- I_{E_1} = It is due to the flow of electron injected from emitter to base, thus ideally it is equal to collector current.
- I_{E_2} = Base Emitter junction is forward based majority carrier holes of base injected across the base emitter junction into the emitter.

$$I_{F_2} = I_{S_2} \cdot e^{V_{BE}/V_T}$$

Where $I_{S_2} \rightarrow$ it includes minority carrier hole parameters in emitter region.



• Now,

$$I_E = I_{E_1} + I_{E_2}$$


$$I_E = (I_S + I_{S_2})e^{V_{BE}/V_T}$$

 $\frac{I_C}{I_E} = \alpha \rightarrow \text{Common-Base current gain factor}$

$$I_C = \alpha I_E$$
 as, $I_E > I_C$ so $\alpha < 1$

Note:

• Since I_{E_2} is not a part of the basic transistor action we would like to be this component as small as possible in order to make common base current gain close to unity.



- Ideally I_C is independent of V_{CB} as long as collector base junction is reverse bias so we can say BJT act as constant current source
- Ideal BJT I-V characteristics in common base configuration.

(3) Base Current:

- The emitter current I_{E_2} is a base emitter junction current so that this current is also a component of base current.
- Since majority carrier holes in the base are disappearing, they must by resupplied by a flow of positive charge into the base terminal, this flow of charge is I_{Bb}.
- The total base current is the sum of I_{Ba} and I_{Bb}.

$$I_{B} = I_{Ba} + I_{Bb}$$

• The ratio of i_c and i_b is also a constant

$$\frac{I_C}{I_B} = \beta \Longrightarrow I_C = \beta I_B$$


Where, β = common-emitter current gain factor.

Note: Applying kCL

$$I_E = I_C + I_B$$
C
B
C
(pnp)

$$\bullet \qquad \frac{I_C}{I_B} = \beta \Longrightarrow I_C = \beta I_B$$


7.3.1. Other Operating Models of BJT





BE Junction	CB Junction
FB	$RB \rightarrow Forward active mode$
RB	$RB \rightarrow Cut$ -off mode
FB	FB → Saturation mode
RB	FB → Inverse Active mode

Common Emitter Configuration:




If $V_{CB} > 0$, then Reverse Bias

IF $V_{BE} > 0$, then Forward Bias

$$\begin{split} V_{CC} - I_C R_C - V_{CE} &= 0 \\ V_{CC} &= V_{CE} + V_{RC} \\ V_{CE} &= V_{CB} + V_{BE} \end{split}$$

If
$$V_{BE}\uparrow\!es\to I_{C}\uparrow\to V_{RC}\uparrow\to V_{CE}\!\!\downarrow\to V_{CB}\downarrow\!es$$

- If V_{CC} is large enough and V_{RC} is small enough the $V_{CB} > 0$ therefore base collector junction is RB and BE junction is FB already, this condition is of forward active region of operation.
- At a certain point of V_{BE} , I_C become large enough to make $V_{CB} = 0$, Beyond this point if I_C is slightly increased the V_{CB} become negative and CB junction becomes FB and IC is no longer controlled by BE voltage i.e., the relation $I_C = \beta I_B$ will no longer hold.
- O/P characteristics




$$V_{CC} = I_C R_C + V_{CE}$$

Work as an amplifier or current source



For npn:



Expression for 'β': (Current gain factor)

$$\beta = \left[\frac{D_P}{D_n} \cdot \frac{N_B}{N_E} \cdot \frac{x_B}{L_P} + \frac{x_B^2}{2\tau_{no} p_n} \right]^{-1}$$

Here x_B is very small and $N_E \gg N_B$

- The current gain factor β , depends on two factors
 - (i) Effective Base width (x_B)
 - (ii) Ratio of doping concentration in Base and Emitter Region (N_B/N_E)
- Prismatic and non-prismatic

Relation between α and β :

$$\alpha = \frac{\beta}{\beta + 1}$$
 and $\beta = \frac{\alpha}{1 - \alpha}$

 β increases by large amount for small increase in '\alpha'.

7.3.2. Reverse Current (ICBO and ICEO): [Leakage Current]

- The current I_{CBO} is the reverse current flowing from collector to base with emitter open circuit.
- The current I_{CEO} is the collector to emitter leakage current when base is open circuited.

Input	Output	Common Terminal
В	С	Emitter (Common Emitters)
В	Е	Collector (Common Collector)
Е	С	Base (Common Base)

For common base:

$$I_C = \alpha I_E + I_{CBO}$$

$$I_D = \beta I_S + (\beta + 1)I_{CBO}$$



For Common Emitter:

$$\frac{I_E}{I_B}\!=\!\gamma \;\; \text{common collector current gain factor}$$

$$I_E = v_{IB} \Longrightarrow I_E = v (I_E - I_C)$$

$$\frac{I_C}{I_E} = \frac{\gamma - 1}{\gamma} = \alpha$$

$$\gamma = \frac{1}{1 - \alpha} = 1 + \beta$$

Current gain contributing factors:

1. DC common base current gain:-

$$\alpha_0 = \frac{I_C}{I_E} = \frac{J_{nc} + J_G + J_{PCO}}{J_{nE} + J_{PE} + J_R}$$

where, J_{nC} : It is due to the diffusion of minority carrier e^{Θ} in the base at $x = x_b$

 J_G : It is due to the generation of carriers in the R_B in the base – collector junction

J_{PCO}: It is due to the flow of minority carries in the R_B in the base collector junction

 J_{nE} : due to diffusion of minority carries e^{Θ} in the base at x=0

 J_{PE} : due to diffusion of minority carrier hole in the base at x' = 0

 J_R : due to recombination of carrier in the F_B base-emitter junction.

For AC sinusoidal i/p:

$$\alpha = \frac{\partial I_C}{\partial I_E} = \frac{J_{nC}}{J_{nE} + J_{PE} + J_R}$$

Change in I_C corresponding to change in I_f and J_G & J_{PCO} are independent of emitter current

$$s = \gamma \propto T$$

$$\gamma = \frac{J_{nE}}{J_{nE} + J_{PE}} \rightarrow \text{Emitter injection efficiency}$$

$$\alpha T = \frac{J_{nC}}{J_{nE}} \rightarrow Base transport factor$$


$$\delta = \frac{J_{nE} + J_{PE}}{J_{nE} + J_{PE} + J_{R}} \rightarrow \text{Recombination factor}$$

- α_T , γ & s are contributing factors, ideally all values are 1 but partially its close to 1.
- Distribution of minority carriers in npn transistor in forward active mode.


Base Width Modulation:

- The process where the effective base width of the transistor is altered by varying collector junction voltage is called base width modulating.
- It is also called as early effect






- As the base-callector RB voltage ↑es which reduced the neutral base width W'B by increasing the base, collector space charge region width.
- As W'B reduces, It will increase β
- The early effect produces a non-zero slope in o/p chrematistics & gives rise to a finite o/p conductance



7.3.4. Breakdown phenomena's in BJT

(1) Punch through breakdown:

- As the reverse bias base-collector voltage increases, the base-collector space charge region widens & enters further into the neutral base, It is possible for the base-collector depletion region to penetrate complete the base & reach the base emitter space charge region, the effect called punch through.
- The lowering of the potential barrier at the base-Emmiter junction, produces a large ↑ing current with the very small decreasing in the collector base voltage, this effect is called punch through breakdown phenomenan.




Let the depletion width for BE junction is negligible for breakdown total neutral base width = X_{B0}



$$\begin{array}{rcl} x_{dB} &=& x_{BO} \\ \\ \text{and,} & x_{dB} &=& \sqrt{\frac{2\epsilon}{q} \Big(v_{bi} + V_{CB}\Big).\frac{N_C}{N_B} \times \left(\frac{1}{N_C + N_B}\right)} \\ \\ \text{At break down:-} \ x_{dB} &=& x_{BO} \,\&\,\, V_{CB} = V_{PT} \ (\text{negligible} \ V_{bi}) \\ \\ \text{Then,} & V_{PT} &=& \frac{x_{dB}^2 \, q \, N_B \, \Big(N_C + N_B\Big)}{2\epsilon N_C} \end{array}$$

(2) Avalanche Breakdown:

- When a high reverse voltage is applied across the diode then avalanche breakdown takes place.
- When emitter is open then current (I_{CBO}) will flow from the collector to base & then by V_{CC} by applying V_{CC} .



In B-C RB minority carrier of collector will flow to base then base will positively charged the E-B is FB.

$$I_{CEO} = I_{CBO} + \alpha I_{CEO}$$

$$I_{CEO} = \frac{I_{CBO}}{I - \alpha} \Rightarrow I_{CEO} = (1 + B)I_{CBO}$$

$$I_{CEO} = (1 + \beta)I_{CBO}$$

$$I_{CBO}$$

$$I_{CBO}$$

Breakdown occurs when $I = MI_{CBO}$

Where, $M \rightarrow$ multiplication factor



Empirical formula for M

$$M = \frac{1}{1 - \left(\frac{V_{CB}}{BV_{CBO}}\right)^n}$$


Where, $BV \rightarrow breakdown voltage$

 $n \rightarrow \text{emphatical constant}$

 BV_{CBO} = Breakdown voltage (V_{CB}) in open Emitter configuration


i.e For Breakdown $V_{CD} = BV_{CBO}$

7.3.5. In Open Base Configuration



For B.D:

The breakdown voltage in the open base configuration is smaller then the actual avalanche junction breakdown voltage.






MoS CAPACITOR

8.1. MOS Capacitor


MOS → Metal oxide semiconductor

Oxide used is $(SiO_2) \rightarrow Insulator$.



MOS capacitor Operates in 3 – modes:


- (1) Accumulation.
- (2) Depletion.
- (3) Inversion.
- (1) Accumulation.




This E field is very strong so that it penetrates in p – type S.C. Also, the holes of S.C. P – type get forced and accumulate at surface.



(2) Depletion mode:



(3) Inversion Process:



Inversion process:


- In this on metal the ions are there and in p type holes are forced in the direction of \vec{E} field and this is created a depletion region.
- When a MOS capacitor with a p-type SC substrate is biased such that the top metal gate is at a (-ve) voltage w.r.t. the S.C. substrate.
- An accumulation layer of hole is created at the oxide S.C. interface corresponds to the (+V) charge on the bottom plate of the MOS capacitor.

Strong Inversion

- Now consider the same MOS capacitor in which the polarity of applied voltage is opposite of 1'st case.
- A positive case charge exists on the top' of metal plate and the induced E-field is in the direction from metal to S.C.


Energy Band Diagram: (p-type S.C substrate)

(1) No gate bias:






(2) Gate at Negative Voltage:




- Here, V_B is more nearer to fermi level than bulk so it is more p-type surface then bulk.
- "E_f" is constant, because it is in thermal equilibrium.

(3) Gate at positive voltage: (moderate)



• In this case bulk is more p-type then surface and holes are depleted towards bulk and there is depletion region at surface. (Thermal equilibrium is also there) surface starts to become n-type.


(4) Inversion:




- ve charge in a MOS capacitor implies a larger induced space charged region and more bonding
- The intrinsic fermi level at the surface is now below the fermi level.




n-type: (Energy Band diagram)




(1)



(2)



(3)



 $\phi s = surface \ potential$

 $q\phi_s=E_{\rm fi}\;Bulk-E_{\rm fi}\;surface.$

• At inversion point → Surface is as much n-type as bulk is p-type.

$$n = N_c e^{-\left(E_c - E_f\right)/KT} = n_i e^{-\left(E_{fi} - E_f\right)/KT}$$




$$p = N_v e^{-(E_f - E_v)/KT} = n_i e^{-(E_f - E_{fi})/KT}$$

Electron concentration at bulk S.C.

$$p_e = N_i e^{-\left(E_f - E_{fi}\right)/KT}$$
 for $n_s = p_B$
$$\left[E_{fis} - E_f = E_f - E_{fiB}\right] \rightarrow \text{inversion}$$

for Inversion: $\phi_s = 2\phi_{fp}$



Maximum depletion region thickness.

$$\phi_{fp} = V_T \ln \left(\frac{N_A}{n_i} \right)$$

 $N_A \longrightarrow$ Acceptor concentration in p-type substrate.

 $\phi_s \longrightarrow$ surface potential (potential deft. Across depletion region)

$$x_d = \left(\frac{2\varepsilon}{q} \frac{\phi_s}{N_A}\right)^{1/2}$$
 — Like a one sided.

Maximum depletion region width occurs at

$$\phi_s = 2\phi_{fp}.$$

$$x_{dT} = \left(\frac{4\varepsilon\phi_{fn}}{q\ N_D}\right)^{1/2}$$


$$\phi_{fn} = V_T \ln \left(\frac{N_D}{n_i} \right)$$

- At the surface, potential $\phi_s = 2\phi_{fp}$
- The fermi level at the surface is as for above the intrinsic level in the bulk S.C.
- This condition is known as the 'threshold inversion point'.
- The applied gate voltage operating this condition is known as the threshold voltage.

Flat Band Voltage:

This is a applied gate voltage such that is no band bending in the S.C. and as a result there is zero net space charge in this region.





$$V_G = \Delta V_{ox} + \Delta \phi_s$$

$$V_G = V_{FB}$$

$$V_{FB} = (V_{ox} - V_{oxo}) + (\phi_s - \phi_{so})$$

$$(V_{oxo} - \phi_{so}) = \phi_{ms}$$


$$V_{fB} = \phi_{ms} + V_{ox} + \phi_{s}$$

Also, at flat bond

$$\phi_{\rm s}=0;$$

$$V_{fB} = \phi_{ms} + V_{ox}$$
.

Charge distribution in MOS cap at FB voltage



For conservation of charge:


$$\phi'_{m} + Q'_{ss} = 0$$
 ; $Q'_{m} = -Q'_{ss}$

Across oxide voltage drop = $V_{OX} \rightarrow Voltage$ drop across capacitance.

$$V_{ox} = \frac{\dot{Q_m}}{C_{ox}} = \frac{-\dot{Q_{ss}}}{C_{ox}}$$

$$V_{FB} = \phi_{ms} + \frac{-Q_{ss}^{'}}{C_{ox}}$$





- 1 Accumulation
- (2) Flat band
- (3) Inversion Start
- (4) High Frequency

- (5) Low Frequency
- (6) Deep Depletion
- 7) Poly Depletion Effect
- (8) Positive Oxide Charges Introduced

 $V_{fB} \longrightarrow$ flat Band voltage.


 $V_G \longrightarrow$ Gate Voltage.

 $V_T \longrightarrow$ Threshold voltage.


MOS Capacitor can operate in 3-modes Accumulation, Depletion, Inversion, which is explained earlier.

$$V_T = \pm Q_{msi} \pm \frac{Q_{ox}}{C_{ox}} \pm \frac{Q_d}{C_{ox}} \pm 2\phi_f$$


(I) Accumulation



(II) Depletion



(III) Inversion



Boundary Condition:

$$\overline{D}_{N_1} = \overline{D}_{N_2}$$

$$\Rightarrow$$

$$\in_{ox} E_{ox} = \in_{si} E_{s}$$

Where,
$$\in_{si} = 11.7 \in_{o}$$

$$\in_{ox} = 3.9 \in_{o}$$

$$E_{s} = \frac{\epsilon_{ox}}{\epsilon_{si}} E_{ox}$$

$$\overline{E}_{ox} = \frac{|Q_s|}{\epsilon_{ox}} c / cm^2$$

$$\overline{E}_s = \frac{|Q_s|}{\epsilon_{si}} c / cm^2$$

$$E_s = \frac{2\phi_s}{w_d}$$

$$V_{ox} = E_{ox}t_{ox}$$

Flat band capacitance:

$$C_{FB} = \frac{1}{\frac{1}{C_{ox}} + \frac{L_D}{\epsilon_s}}$$

$$L_D$$
 = Debye length

$$L_D = \sqrt{\frac{\varepsilon_S \phi_t}{q N_A}}$$

 $\phi_t \rightarrow$ Thermal voltage

$$C'_{FB} = \frac{\varepsilon_{ox}}{t_{ox} + \frac{\varepsilon_{ox}}{\varepsilon_{s}} \sqrt{\frac{\varepsilon_{s}\phi_{t}}{qN_{A}}}} \text{ F/cm}^{2}$$

The flat band capacitance of the MOS structure at flat band is obtained by calculating the series connection of the oxide capacitance and the capacitance of the semiconductor




Energy Band Diagram:

For N-sub MOS capacitor:

Ideal case:

- $(1) \quad \phi_m Si = 0$
- (2) $Q_{ox} = 0$
- (i) Flat band: $(V_G = 0)$



- (ii) Accumulation $\rightarrow V_G > 0$
- (iii) Depletion mode $V_G < 0$







MOSFET

(METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR)

9.1. MOSFET



- Source: terminal through which majority charge carrier enters into the SC bar.
- Drain: terminal through which majority charge carriers leaves the SC bar.
- Channel: path between source & drain by which majority carrier travel from source to drain
- Gate: Terminal to control the flow of charge carrier from source to drain




- No initial channel between 'S' & 'D' at zero gate voltage
- (a) n channel (N-mos)
- (b) p channel (P-mos)

- Channel is initially present in between 'S' & 'D' at zero gate voltage
- (a) n channel
- (b) p channel
- Depletion type MOSFET, the already created channel is either of following two types
 - (i) Internally doped
 - (ii) A mos device with applied threshold voltage.



9.2. Operation of Enhancement Mode N-MOS:

(I)




• There is no flow of 'S' carrier to drain

Here, v_{th} = threshold voltage +ve for N-channel MOS

-ve for P-channel MOS

(II)



 $g_l \Rightarrow$ channel conductance

- Source carrier (e⁻) will flow from S to D, therefore channel & a current will flow from 'D' to 'S'
- For small V_D,

$$I_{DS} = g_d v_{DS}$$

 $g_d \propto |Q_n'|$, where $Q_n \to \text{Inversion charge}$

$$|Q_n'| \propto v_{ox} - v_{th}$$

Potential difference across oxide layer

$$|Q_n'| = \left[v_{GS} - v_{(x)} - v_{TH}\right]$$

Where, $v_{(x)} \rightarrow$ potential at any point in channel at source : x = 0

$$v_{(o)} = ov$$

and

$$V_{(L)} = V_{DS}$$

$$\left(o \le v_{(x)} \le v_{DS}\right)$$


• For v_{DS} very small

$$v_{ox} \simeq v_{GS} - v_{TH}$$


Then $|Q_n'| \propto v_{GS} - v_{TH}$

 $g_d \propto v_{GS} \rightarrow$ Basic MOSFET action (modulation of channel cond by applying gate val)






(III)



- At small v_{DS} , $|Q_n'| \propto v_{GS} v_{TH}$
- Inversion charge density at the channel, *i* const.



For $v_{GS} > v_{TH}$:


- For small value of v_{DS} the charge density is const along the entire channel length therefore drain current \uparrow es linearly with v_{DS} .
- If v_{DS} \uparrow es, the voltage drop across one oxide layer near the drain terminal decreases, which means the incremental conductance of the channel at the drain decreases which means slope of I_D vs V_{DS} will decreases
- When v_{DS} increase to $(v_{GS} v_{TH})$ then the slope of I_D v/s v_{DS} curve will zero.



9.2.1. In depletion mode MOSFET

- If the n-channel region is actually induced an inversion layer of e^- created by the metal SC work function diff. & the fixed charge in the oxide, the current voltage characteristics is same as above, only except v_{th} is negative quantity.
- If the n-channel region is actually an n-type SC region & Q –ve gate voltage will induced a depletion region under the oxide, reducing the thickness of the n-channel region, reduced thickness decreases the channel conductance which reduces the drain current.
- In order to be able of to turn the device off, the channel thickness must be less than the maximum charge width (xdT)

Derivation of I-V characteristics:




 $Q_d \rightarrow$ Charge carrier/length along the direction of flow of current


 $v \rightarrow \text{Velocity of charge carrier}$

Total charge = Qdv

P-channel Depletion Type MOSFET:



Output Characteristic:





- If $v_{GS} > 0 \& v_{DS}$ (vary)
 - Depletion charge Q_D increases
 - Less holes available in channel i.e. I_D decrease
 - Channel depleted
- If $V_{GS} < 0 \& V_{DS}$ (vary)
 - Depletion charge Q_b in creases
 - More holes available i.e. I_D will increases
 - Channel Enhance
- In linear region:

$$I_D = \frac{1}{2} \mu_n Cox \left(\frac{W}{L}\right) \left(v_{GS} - v_{TH}\right)^2$$

Symbol:



• N-channel Enhancement type MOSFET:

$$I_{D} = \frac{1}{2} \mu_{n} Cox \frac{W}{L} \left[(v_{GS} - v_{TH}) v_{DS} - \frac{v_{DS}^{2}}{2} \right]$$

MOSFET works as voltage variable resistor

Trans Conductance:

• It is a figure of merit indicates that how well a transistor convert the voltage to the current

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \left| V_{DS} = \text{const.} \right|$$

• In triode region:

$$\frac{\partial I_D}{\partial V_{GS}} \left| (V_{DS} = \text{const.}) = g_m = \mu_n Cox \frac{W}{L} v_{DS}$$

• In saturation region :


$$v_{DS} = v_{GS} - v_{TH}$$

$$I_{D \text{ sat}} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [v_{DS} - v_{TH}]^2$$


$$g_m = \mu_n C_{ox} \frac{W}{L} [v_{GS} - v_{TH}]$$

and





• When, $v_{DS} < v_{GS} - v_{TH}$ (the Triode region)



$$v_{GS} < v_{TH} = v_{ov}$$
 (over drive voltage)

• The channel is pinched off at $v_{DS} = v_{ov}$. The drain current reaches its maximum value & if we further increases v_{DS} , a const current flow because of the pinched off channel side $Q_d \to o$ & velocity of carrier increases.

In triode Region:

$$I_{D} = \mu_{n} C_{\text{ox}} \frac{W}{L} \left[\left(v_{GS} - v_{TH} \right) v_{DS} - \frac{v_{DS}^{2}}{2} \right]$$

Let
$$2(v_{GS} - v_{TH}) >> v_D$$

Then it is deep triode region ⇒ Linear Region

$$I_D I \cdot \mu_n C_{\text{ox}} \frac{W}{L} (v_{GS} - v_{TH}) v_{DS}$$

 $I_D \propto v_{DS} \Rightarrow I_D = g_d v_{DS}$ (channel conductivity)

$$g_d = \mu_n C_{\text{ox}} \frac{W}{L} (v_{GS} - v_{TH})$$


$$R_{\text{CH}} = \frac{1}{\mu_n C_{\text{ox}} \frac{W}{L} (v_{GS} - v_{TH})}$$

In deep triode region MOSFET work as a linear resistor which can be varied by v_{GS} therefore in deep triode region, we can say that it is working as a voltage variable resistor.




2nd order effects:

- 1. Body Bias effect : (N-MOS)
- If $v_B < 0$



Then, attracts more holes towards body terminal hence depletion charge increase before on set of inversion.


- The gate charge must mirror Q_d before an inversion layer is formed. Therefore, v_{GS} is a function of total charge in depletion region.
- If v_B is increased, then Q_o will increase and then v_m will increase





Body effect coefficient

2. Channel length Modulation:



Where, $L \rightarrow Actual length of channel$

 $\Delta L \rightarrow$ Depleted channel length

L' = L – Δ L \rightarrow Un-depleted length or effective channel length

$$I_D = \frac{1}{2} \mu_n Cox \left(\frac{W}{L}\right) \left(v_{GS} - v_{TH}\right)^2 \left[1 + \lambda \left[v_{DS} - v_{DS}(sat)\right]\right]$$

If $v_{DS} >> v_{DS(sat)}$

$$I_D = \frac{1}{2} \mu_n Cox \left(\frac{W}{L}\right) (v_{GS} - v_{TH})^2 \left[1 + \lambda v_{DS}\right]$$


Where, $\lambda \rightarrow$ channel length modulation parameter

unit =
$$\operatorname{volt}^{-1}$$

$$\lambda = \frac{1}{v_{\perp}} \left(\operatorname{volt}^{-1} \right)$$

Where, $v_A \rightarrow \text{Early voltage}$






• r_o (or) $rd = \frac{1}{slope} = \frac{v_A}{I_D} = \frac{1}{\lambda I_D}$

$$r_o = \frac{1}{\lambda I_D} = \frac{v_A}{I_D}$$
 output resistance


• Symbol N-channel enhancement type (NMOS):



9.3. Short Channel Effects

The MOSFET is consider to be short channel device when the channel length is in the same order of the depletion width of source and drain junction.

- 1. Velocity Saturation
- 2. Drain-induced barrier lowering (DIBL)
- 3. Impact Ionization
- 4. Hot electron



1. Velocity Saturation:

By using previous study we can state:

$$v_d = \mu \vec{E} \left(\vec{E} << \vec{E}_C \right)$$

$$v_d = v_{d \max} \left(\vec{E} >> \vec{E}_C \right)$$

But the variations in v_d near the critical \vec{E} field cannot be modelled using the above equation. This is the region in which v_d changes with \vec{E} , sub linearly.

Proposed model for velocity saturation.

$$v_d = v_{d \text{ max}} \frac{\vec{E} / \vec{E}_C}{1 + \frac{\vec{E}}{\vec{E}_C}} \text{ cm/s}$$

This model gives the actual v_d versus \vec{E} .



2. Drain Induced Barrier Lowering

When we apply positive voltage at the drain in n-channel MOSFET having short channel, then its threshold voltage (v_T) will decrease due to depletion region of drain region. This effect can be reduce by increasing substrate doping.

3. Impact Ionization

In short channel devices the \vec{E} field in the channel will be high and due to that the e⁻ velocity will be high which impact on Si atoms and generate electron hole pair, this is called as impact Ionization.

4. Hot Electron

This is also due to high \vec{E} field in the channel which give rise to high energy of e^- and that can enter into the oxide and will be treated as trapped oxide charge. This will increase the threshold voltage (v_T) .





Library:-PW Mobile APP:- https://smart.link/sdfez8ejd80if https://smart.link/7wwosivoicgd4